[llvm] [AArch64] Extend patterns for addp to accept add-like-ors. (PR #193075)

Simon Pilgrim via llvm-commits llvm-commits at lists.llvm.org
Mon Apr 27 07:28:37 PDT 2026

Previous message: [llvm] [Hexagon] Add optimization remarks to Hexagon IR and MIR passes (PR #189176)
Next message: [llvm] [AMDGPU][True16] remove waitcnt workaround for D16Writes32BitVgpr and disable D16 instructions in true16 mode (PR #193074)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/RKSimon approved this pull request.

LGTM - came here via #194382 which was doing something similar for a few of the same ADDP patterns

https://github.com/llvm/llvm-project/pull/193075

Previous message: [llvm] [Hexagon] Add optimization remarks to Hexagon IR and MIR passes (PR #189176)
Next message: [llvm] [AMDGPU][True16] remove waitcnt workaround for D16Writes32BitVgpr and disable D16 instructions in true16 mode (PR #193074)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list