[llvm] [AArch64] Extend SBC combine to handle CSET HI (PR #192708)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff origin/main HEAD --extensions cpp -- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp --diff_from_common_commit
``````````

:warning:
The reproduction instructions above might return results for more than one PR
in a stack if you are using a stacked PR workflow. You can limit the results by
changing `origin/main` to the base branch/commit you want to compare against.
:warning:

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp b/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
index d1a822546..4a8aa4945 100644
--- a/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
+++ b/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
@@ -23123,9 +23123,9 @@ static SDValue performSubWithBorrowCombine(SDNode *N, SelectionDAG &DAG) {
 
   // For HI (unsigned >), swap the SUBS operands to obtain LO (unsigned <).
   if (CC == AArch64CC::HI) {
-    Flags = DAG.getNode(AArch64ISD::SUBS, SDLoc(Flags),
-                        DAG.getVTList(VT, FlagsVT),
-                        Flags.getOperand(1), Flags.getOperand(0));
+    Flags =
+        DAG.getNode(AArch64ISD::SUBS, SDLoc(Flags), DAG.getVTList(VT, FlagsVT),
+                    Flags.getOperand(1), Flags.getOperand(0));
     Flags = Flags.getValue(1);
   }
 

``````````

</details>


https://github.com/llvm/llvm-project/pull/192708