[llvm] [AArch64] Lower masked.expandload intrinsic using SVE2p2/SME2p2 EXPAND (PR #190999)
Kerry McLaughlin via llvm-commits
llvm-commits at lists.llvm.org
Fri Apr 10 09:12:40 PDT 2026
================
@@ -7439,14 +7368,48 @@ SDValue AArch64TargetLowering::LowerMLOAD(SDValue Op, SelectionDAG &DAG) const {
if (PassThru->isUndef() || isZerosVector(PassThru.getNode()))
return Op;
----------------
kmclaughlin-arm wrote:
I've moved this to the `!isExpandingLoad()` block below. The tests I copied from `sve-fixed-length-masked-loads.ll` include tests for this, and I've added a couple to `scalable-expanding-load.ll` also.
https://github.com/llvm/llvm-project/pull/190999
More information about the llvm-commits
mailing list