[llvm] [RISCV] Remove NoVendorXMIPSCBOP from the Zicbop instructions. (PR #191015)

via llvm-commits llvm-commits at lists.llvm.org
Wed Apr 8 10:29:47 PDT 2026


llvmbot wrote:


<!--LLVM PR SUMMARY COMMENT-->

@llvm/pr-subscribers-backend-risc-v

Author: Craig Topper (topperc)

<details>
<summary>Changes</summary>

The XMIPSCBOP encodings use OP-CUSTOM-0 so there's no encoding overlap here. Presence of a vendor extension should not disable parsing or disassembly of a standard extension that doesn't overlap.

---
Full diff: https://github.com/llvm/llvm-project/pull/191015.diff


1 Files Affected:

- (modified) llvm/lib/Target/RISCV/RISCVInstrInfoZicbo.td (+1-1) 


``````````diff
diff --git a/llvm/lib/Target/RISCV/RISCVInstrInfoZicbo.td b/llvm/lib/Target/RISCV/RISCVInstrInfoZicbo.td
index 3ddcb1d615dbb..674612e580bfc 100644
--- a/llvm/lib/Target/RISCV/RISCVInstrInfoZicbo.td
+++ b/llvm/lib/Target/RISCV/RISCVInstrInfoZicbo.td
@@ -58,7 +58,7 @@ let Predicates = [HasStdExtZicboz] in {
 def CBO_ZERO : CBO_r<0b000000000100, "cbo.zero">, Sched<[]>;
 } // Predicates = [HasStdExtZicboz]
 
-let Predicates = [HasStdExtZicbop, NoVendorXMIPSCBOP] in {
+let Predicates = [HasStdExtZicbop] in {
 def PREFETCH_I : Prefetch_ri<0b00000, "prefetch.i">, Sched<[]>;
 def PREFETCH_R : Prefetch_ri<0b00001, "prefetch.r">, Sched<[]>;
 def PREFETCH_W : Prefetch_ri<0b00011, "prefetch.w">, Sched<[]>;

``````````

</details>


https://github.com/llvm/llvm-project/pull/191015


More information about the llvm-commits mailing list