[llvm] [CHERI] Define CHERI capability address space in computeRISCVDataLayout (PR #190806)

Owen Anderson via llvm-commits llvm-commits at lists.llvm.org
Tue Apr 7 09:19:45 PDT 2026

Previous message: [llvm] [CHERI] Define CHERI capability address space in computeRISCVDataLayout (PR #190806)
Next message: [llvm] 07a40b3 - [mlir][OpenMP] Fix taskloop outlined step handling (#190198)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

resistor wrote:

> Could change this PR to just add the CHERIoT ABIs on top of that one?

Are you going to incorporate the default address space indicators in the other PR as well?

https://github.com/llvm/llvm-project/pull/190806

Previous message: [llvm] [CHERI] Define CHERI capability address space in computeRISCVDataLayout (PR #190806)
Next message: [llvm] 07a40b3 - [mlir][OpenMP] Fix taskloop outlined step handling (#190198)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list