[llvm] [RISCV] Add RISCVISD::USATI/SATI to computeKnownBitsForTargetNode/ComputeNumSignBitsForTargetNode. (PR #189702)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Wed Apr 1 09:02:29 PDT 2026

Previous message: [llvm] [RISCV] Add RISCVISD::USATI/SATI to computeKnownBitsForTargetNode/ComputeNumSignBitsForTargetNode. (PR #189702)
Next message: [clang] [llvm] Add AMO load with Compare and Swap Not Equal (PR #178061)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc closed https://github.com/llvm/llvm-project/pull/189702

Previous message: [llvm] [RISCV] Add RISCVISD::USATI/SATI to computeKnownBitsForTargetNode/ComputeNumSignBitsForTargetNode. (PR #189702)
Next message: [clang] [llvm] Add AMO load with Compare and Swap Not Equal (PR #178061)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list