[llvm] [AArch64] Optimize lowering of i1 vector reduction (PR #187912)

Cheng Lingfei via llvm-commits llvm-commits at lists.llvm.org
Wed Apr 1 02:18:46 PDT 2026

Previous message: [llvm] [AArch64] Optimize lowering of i1 vector reduction (PR #187912)
Next message: [llvm] [DA] Consolidate the logic for checking overlap at the boundary (NFCI) (PR #189341)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

================

----------------
clingfei wrote:

Done. Thanks!

https://github.com/llvm/llvm-project/pull/187912

Previous message: [llvm] [AArch64] Optimize lowering of i1 vector reduction (PR #187912)
Next message: [llvm] [DA] Consolidate the logic for checking overlap at the boundary (NFCI) (PR #189341)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list