[llvm] [AArch64][GISel] length aware BITCAST between different-element-width fixed vectors (PR #179123)
Matt Arsenault via llvm-commits
llvm-commits at lists.llvm.org
Sun Feb 1 11:13:29 PST 2026
================
@@ -0,0 +1,38 @@
+; REQUIRES: aarch64-registered-target
----------------
arsenm wrote:
```suggestion
```
Redundant with being in the target directory
https://github.com/llvm/llvm-project/pull/179123
More information about the llvm-commits
mailing list