[llvm] [AMDGPU] Refactor GFX11 VALU Mask Hazard Waitcnt Merging (PR #169213)

Carl Ritson via llvm-commits llvm-commits at lists.llvm.org
Thu Jan 29 01:43:33 PST 2026

Previous message: [llvm] [RISCV] Add ISEL pattern to convert add (shl -1, X), Y to sub Y, (bset zero, X) (PR #178601)
Next message: [llvm] [AMDGPU] Refactor GFX11 VALU Mask Hazard Waitcnt Merging (PR #169213)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

perlfu wrote:

Ping

https://github.com/llvm/llvm-project/pull/169213

Previous message: [llvm] [RISCV] Add ISEL pattern to convert add (shl -1, X), Y to sub Y, (bset zero, X) (PR #178601)
Next message: [llvm] [AMDGPU] Refactor GFX11 VALU Mask Hazard Waitcnt Merging (PR #169213)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list