[llvm] [RISCV] Enable select optimization by default (PR #178394)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Wed Jan 28 10:09:38 PST 2026


================
@@ -433,7 +434,8 @@ def SIFIVE_P550 : RISCVProcessorModel<"sifive-p550", SiFiveP500Model,
                                        FeatureStdExtD,
                                        FeatureStdExtC,
                                        FeatureStdExtZba,
-                                       FeatureStdExtZbb],
+                                       FeatureStdExtZbb,
+                                       FeatureEnableSelectOptimize],
----------------
topperc wrote:

Can we add RUN lines with -mcpu= to test this?

https://github.com/llvm/llvm-project/pull/178394


More information about the llvm-commits mailing list