[llvm] [AArch64][llvm] Allow some `tlbip` insns to be used with only +tlbid (PR #177995)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff origin/main HEAD --extensions h,cpp -- llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp llvm/lib/Target/AArch64/Utils/AArch64BaseInfo.h --diff_from_common_commit
``````````

:warning:
The reproduction instructions above might return results for more than one PR
in a stack if you are using a stacked PR workflow. You can limit the results by
changing `origin/main` to the base branch/commit you want to compare against.
:warning:

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp b/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp
index 9fa6688d7..0fce51e78 100644
--- a/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp
+++ b/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp
@@ -5758,8 +5758,8 @@ bool AArch64AsmParser::validateInstruction(MCInst &Inst, SMLoc &IDLoc,
     // If +tlbid, check first four operands are immediates, build the
     // system opcode encoding, and look it up in the TLBIP table
     unsigned Op1Val = Inst.getOperand(0).getImm();
-    unsigned CnVal  = Inst.getOperand(1).getImm();
-    unsigned CmVal  = Inst.getOperand(2).getImm();
+    unsigned CnVal = Inst.getOperand(1).getImm();
+    unsigned CmVal = Inst.getOperand(2).getImm();
     unsigned Op2Val = Inst.getOperand(3).getImm();
     uint16_t Encoding = Op2Val | (CmVal << 3) | (CnVal << 7) | (Op1Val << 11);
 

``````````

</details>


https://github.com/llvm/llvm-project/pull/177995