[llvm] [AArch64][SDAG] Combine vecreduce.add(ZExt(predicate)) into cntp(predicate) (PR #176935)

Sander de Smalen via llvm-commits llvm-commits at lists.llvm.org
Fri Jan 23 06:50:56 PST 2026

Previous message: [llvm] [AArch64][SDAG] Combine vecreduce.add(ZExt(predicate)) into cntp(predicate) (PR #176935)
Next message: [llvm] [AMDGPU][AsmParser] Forbid Fake16 instructions in Real16 mode (PR #176934)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/sdesmalen-arm approved this pull request.


https://github.com/llvm/llvm-project/pull/176935

Previous message: [llvm] [AArch64][SDAG] Combine vecreduce.add(ZExt(predicate)) into cntp(predicate) (PR #176935)
Next message: [llvm] [AMDGPU][AsmParser] Forbid Fake16 instructions in Real16 mode (PR #176934)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list