[llvm] [SelectionDAG] Rename OPC_EmitInteger8->OPC_EmitIntegerI8. NFC (PR #173832)

via llvm-commits llvm-commits at lists.llvm.org
Sun Dec 28 23:38:49 PST 2025


github-actions[bot] wrote:

<!--PREMERGE ADVISOR COMMENT: Linux-->
# :penguin: Linux x64 Test Results

* 167499 tests passed
* 2974 tests skipped
* 3 tests failed

## Failed Tests
(click on a test name to see its output)

### LLVM
<details>
<summary>LLVM.TableGen/DAGDefaultOps.td</summary>

```
Exit Code: 1

Command Output (stdout):
--
# RUN: at line 1
/home/gha/actions-runner/_work/llvm-project/llvm-project/build/bin/llvm-tblgen -gen-dag-isel -I /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/../../include /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/DAGDefaultOps.td -o /home/gha/actions-runner/_work/llvm-project/llvm-project/build/test/TableGen/Output/DAGDefaultOps.td.tmp
# executed command: /home/gha/actions-runner/_work/llvm-project/llvm-project/build/bin/llvm-tblgen -gen-dag-isel -I /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/../../include /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/DAGDefaultOps.td -o /home/gha/actions-runner/_work/llvm-project/llvm-project/build/test/TableGen/Output/DAGDefaultOps.td.tmp
# note: command had no output on stdout or stderr
# RUN: at line 2
/home/gha/actions-runner/_work/llvm-project/llvm-project/build/bin/FileCheck --check-prefix=ADD /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/DAGDefaultOps.td < /home/gha/actions-runner/_work/llvm-project/llvm-project/build/test/TableGen/Output/DAGDefaultOps.td.tmp
# executed command: /home/gha/actions-runner/_work/llvm-project/llvm-project/build/bin/FileCheck --check-prefix=ADD /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/DAGDefaultOps.td
# .---command stderr------------
# | /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/DAGDefaultOps.td:79:14: error: ADD-NEXT: expected string not found in input
# | // ADD-NEXT: OPC_EmitInteger32, 0
# |              ^
# | <stdin>:81:25: note: scanning from here
# | /* 41*/ OPC_RecordChild1, // #1 = $y
# |                         ^
# | <stdin>:82:9: note: possible intended match here
# | /* 42*/ OPC_EmitIntegerI32, 0, // 0 #2
# |         ^
# | 
# | Input file: <stdin>
# | Check file: /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/DAGDefaultOps.td
# | 
# | -dump-input=help explains the following input dump.
# | 
# | Input was:
# | <<<<<<
# |            .
# |            .
# |            .
# |           76:  /*MVT::i32*/7, 3/*#Ops*/, 1, 2, 3,  
# |           77:  // Src: (intrinsic_w_chain:{ *:[i32] } 256:{ *:[iPTR] }, Reg:{ *:[i32] }:$src1, Reg:{ *:[i32] }:$src2, i32:{ *:[i32] }:$imm) - Complexity = 8 
# |           78:  // Dst: (MulRRI:{ *:[i32] } Reg:{ *:[i32] }:$src1, Reg:{ *:[i32] }:$src2, i32:{ *:[i32] }:$imm) 
# |           79: /* 37*/ /*SwitchOpcode*/ 12, TARGET_VAL(ISD::ADD),// ->52 
# |           80: /* 40*/ OPC_RecordChild0, // #0 = $x 
# |           81: /* 41*/ OPC_RecordChild1, // #1 = $y 
# | next:79'0                             X~~~~~~~~~~~~ error: no match found
# |           82: /* 42*/ OPC_EmitIntegerI32, 0, // 0 #2 
# | next:79'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# | next:79'1             ?                               possible intended match
# |           83: /* 44*/ OPC_MorphNodeTo1None, TARGET_VAL(::AddRRI), 
# | next:79'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# |           84:  /*MVT::i32*/7, 3/*#Ops*/, 0, 1, 2,  
# | next:79'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# |           85:  // Src: (add:{ *:[i32] } i32:{ *:[i32] }:$x, i32:{ *:[i32] }:$y) - Complexity = 3 
# | next:79'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# |           86:  // Dst: (AddRRI:{ *:[i32] } Reg:{ *:[i32] }:$x, Reg:{ *:[i32] }:$y) 
# | next:79'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# |           87: /* 52*/ /*SwitchOpcode*/ 12, TARGET_VAL(ISD::SUB),// ->67 
# | next:79'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# |            .
# |            .
# |            .
# | >>>>>>
# `-----------------------------
# error: command failed with exit status: 1

--

```
</details>
<details>
<summary>LLVM.TableGen/dag-isel-regclass-emit-enum.td</summary>

```
Exit Code: 1

Command Output (stdout):
--
# RUN: at line 1
/home/gha/actions-runner/_work/llvm-project/llvm-project/build/bin/llvm-tblgen -gen-dag-isel -I /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/../../include /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/dag-isel-regclass-emit-enum.td | /home/gha/actions-runner/_work/llvm-project/llvm-project/build/bin/FileCheck /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/dag-isel-regclass-emit-enum.td
# executed command: /home/gha/actions-runner/_work/llvm-project/llvm-project/build/bin/llvm-tblgen -gen-dag-isel -I /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/../../include /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/dag-isel-regclass-emit-enum.td
# note: command had no output on stdout or stderr
# executed command: /home/gha/actions-runner/_work/llvm-project/llvm-project/build/bin/FileCheck /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/dag-isel-regclass-emit-enum.td
# .---command stderr------------
# | /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/dag-isel-regclass-emit-enum.td:28:16: error: CHECK-NEXT: expected string not found in input
# | // CHECK-NEXT: OPC_EmitInteger32, 0|128,2/*256*/,
# |                ^
# | <stdin>:62:34: note: scanning from here
# | /* 6*/ OPC_CheckChild1Integer, 0, 
# |                                  ^
# | <stdin>:63:8: note: possible intended match here
# | /* 8*/ OPC_EmitIntegerI32, 0|128,2/*256*/, // 128 #1
# |        ^
# | 
# | Input file: <stdin>
# | Check file: /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/dag-isel-regclass-emit-enum.td
# | 
# | -dump-input=help explains the following input dump.
# | 
# | Input was:
# | <<<<<<
# |            .
# |            .
# |            .
# |           57:  #define COVERAGE_IDX_VAL(X) X & 255, (unsigned(X) >> 8) & 255, (unsigned(X) >> 16) & 255, (unsigned(X) >> 24) & 255 
# |           58:  static const unsigned char MatcherTable[] = { 
# |           59: /* 0*/ OPC_CheckOpcode, TARGET_VAL(ISD::ADD), 
# |           60: /* 3*/ OPC_RecordChild0, // #0 = $src 
# |           61: /* 4*/ OPC_Scope, 12, /*->18*/ // 2 children in Scope 
# |           62: /* 6*/ OPC_CheckChild1Integer, 0,  
# | next:28'0                                      X~ error: no match found
# |           63: /* 8*/ OPC_EmitIntegerI32, 0|128,2/*256*/, // 128 #1 
# | next:28'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# | next:28'1            ?                                              possible intended match
# |           64: /* 11*/ OPC_MorphNodeTo1None, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 
# | next:28'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# |           65:  /*MVT::i32*/7, 2/*#Ops*/, 1, 0,  
# | next:28'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# |           66:  // Src: (add:{ *:[i32] } i32:{ *:[i32] }:$src, 0:{ *:[i32] }) - Complexity = 8 
# | next:28'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# |           67:  // Dst: (COPY_TO_REGCLASS:{ *:[i32] } GPRAbove127:{ *:[i32] }, GPR0:{ *:[i32] }:$src) 
# | next:28'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# |           68: /* 18*/ /*Scope*/ 11, /*->30*/ 
# | next:28'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# |            .
# |            .
# |            .
# | >>>>>>
# `-----------------------------
# error: command failed with exit status: 1

--

```
</details>
<details>
<summary>LLVM.TableGen/dag-isel-subregs.td</summary>

```
Exit Code: 1

Command Output (stdout):
--
# RUN: at line 1
/home/gha/actions-runner/_work/llvm-project/llvm-project/build/bin/llvm-tblgen -gen-dag-isel -I /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/../../include -I /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/Common /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/dag-isel-subregs.td | /home/gha/actions-runner/_work/llvm-project/llvm-project/build/bin/FileCheck /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/dag-isel-subregs.td
# executed command: /home/gha/actions-runner/_work/llvm-project/llvm-project/build/bin/llvm-tblgen -gen-dag-isel -I /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/../../include -I /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/Common /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/dag-isel-subregs.td
# note: command had no output on stdout or stderr
# executed command: /home/gha/actions-runner/_work/llvm-project/llvm-project/build/bin/FileCheck /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/dag-isel-subregs.td
# .---command stderr------------
# | /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/dag-isel-subregs.td:7:11: error: CHECK: expected string not found in input
# | // CHECK: OPC_EmitStringInteger32, sub0_sub1,
# |           ^
# | <stdin>:62:34: note: scanning from here
# | /* 6*/ OPC_CheckChild1Integer, 0, 
# |                                  ^
# | <stdin>:64:8: note: possible intended match here
# | /* 9*/ OPC_EmitStringIntegerI32, sub0_sub1, // #1
# |        ^
# | 
# | Input file: <stdin>
# | Check file: /home/gha/actions-runner/_work/llvm-project/llvm-project/llvm/test/TableGen/dag-isel-subregs.td
# | 
# | -dump-input=help explains the following input dump.
# | 
# | Input was:
# | <<<<<<
# |            .
# |            .
# |            .
# |           57:  #define COVERAGE_IDX_VAL(X) X & 255, (unsigned(X) >> 8) & 255, (unsigned(X) >> 16) & 255, (unsigned(X) >> 24) & 255 
# |           58:  static const unsigned char MatcherTable[] = { 
# |           59: /* 0*/ OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_SUBVECTOR), 
# |           60: /* 3*/ OPC_RecordChild0, // #0 = $src 
# |           61: /* 4*/ OPC_Scope, 12, /*->18*/ // 2 children in Scope 
# |           62: /* 6*/ OPC_CheckChild1Integer, 0,  
# | check:7'0                                      X~ error: no match found
# |           63: /* 8*/ OPC_CheckChild1TypeI32, 
# | check:7'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# |           64: /* 9*/ OPC_EmitStringIntegerI32, sub0_sub1, // #1 
# | check:7'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# | check:7'1            ?                                           possible intended match
# |           65: /* 11*/ OPC_MorphNodeTo1None, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 
# | check:7'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# |           66:  /*MVT::v2i32*/71, 2/*#Ops*/, 0, 1,  
# | check:7'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# |           67:  // Src: (extract_subvector:{ *:[v2i32] } v32i32:{ *:[v32i32] }:$src, 0:{ *:[i32] }) - Complexity = 8 
# | check:7'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# |           68:  // Dst: (EXTRACT_SUBREG:{ *:[v2i32] } GPR_1024:{ *:[v32i32] }:$src, sub0_sub1:{ *:[i32] }) 
# | check:7'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# |           69: /* 18*/ /*Scope*/ 13, /*->32*/ 
# | check:7'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# |            .
# |            .
# |            .
# | >>>>>>
# `-----------------------------
# error: command failed with exit status: 1

--

```
</details>

If these failures are unrelated to your changes (for example tests are broken or flaky at HEAD), please open an issue at https://github.com/llvm/llvm-project/issues and add the `infrastructure` label.

https://github.com/llvm/llvm-project/pull/173832


More information about the llvm-commits mailing list