[llvm] [AMDGPU] Add regbankselect rules for G_ICMP/G_FCMP (PR #172048)
Anshil Gandhi via llvm-commits
llvm-commits at lists.llvm.org
Mon Dec 22 10:55:12 PST 2025
================
@@ -561,13 +561,16 @@ RegBankLegalizeRules::RegBankLegalizeRules(const GCNSubtarget &_ST,
addRulesForGOpcs({G_FREEZE}).Any({{DivS1}, {{Vcc}, {Vcc}}});
addRulesForGOpcs({G_ICMP})
+ .Any({{UniS1, _, S16}, {{Sgpr32Trunc}, {None, Sgpr32AExt, Sgpr32AExt}}})
----------------
gandhi56 wrote:
Defined a new predicate to check for signed-ness. Split the Sgpr32AExt mapping into Sgpr32ZExt and Sgpr32Sext.
https://github.com/llvm/llvm-project/pull/172048
More information about the llvm-commits
mailing list