[llvm] [missed-opt][isel] Unnecessary shift count masking in 128 bit arithmetic (PR #172506)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff origin/main HEAD --extensions cpp -- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp --diff_from_common_commit
``````````

:warning:
The reproduction instructions above might return results for more than one PR
in a stack if you are using a stacked PR workflow. You can limit the results by
changing `origin/main` to the base branch/commit you want to compare against.
:warning:

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp b/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
index 92d5393e1..d74726d38 100644
--- a/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
@@ -10544,7 +10544,7 @@ SDValue DAGCombiner::visitSHL(SDNode *N) {
 
   // fold (shl x, (and y, 63)) -> (shl x, y)
   // if VT is i64 then mask must be 63
-  // if VT is i32 then mask must be 31 
+  // if VT is i32 then mask must be 31
   if (N1.getOpcode() == ISD::AND) {
     SDValue AndLHS = N1.getOperand(0);
     SDValue AndRHS = N1.getOperand(1);

``````````

</details>


https://github.com/llvm/llvm-project/pull/172506