[llvm] [AArch64] Guard for 128bit vectors in mull combine. (PR #169839)

David Green via llvm-commits llvm-commits at lists.llvm.org
Fri Nov 28 04:06:23 PST 2025

Previous message: [llvm] [AArch64] Guard for 128bit vectors in mull combine. (PR #169839)
Next message: [llvm] 620f1f1 - [AMDGPU] Remove odd syntax in some RUN lines. NFC. (#169831)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/davemgreen closed https://github.com/llvm/llvm-project/pull/169839

Previous message: [llvm] [AArch64] Guard for 128bit vectors in mull combine. (PR #169839)
Next message: [llvm] 620f1f1 - [AMDGPU] Remove odd syntax in some RUN lines. NFC. (#169831)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list