[llvm] [AMDGPU] Introduce Next-Use Analysis for SSA-based Register Allocation (PR #156079)

via llvm-commits llvm-commits at lists.llvm.org
Thu Nov 27 14:16:28 PST 2025

Previous message: [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Next message: [llvm] [AMDGPU] Introduce Next-Use Analysis for SSA-based Register Allocation (PR #156079)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

alex-t wrote:

heads up! this is going to be landed soon! @arsenm, @dstutt please let me know if you have any objections.

https://github.com/llvm/llvm-project/pull/156079

Previous message: [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Next message: [llvm] [AMDGPU] Introduce Next-Use Analysis for SSA-based Register Allocation (PR #156079)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list