[llvm] [AArch64] Use umin for x != 0 when +cssc is enabled (PR #169159)

[Benjamin Maxwell via llvm-commits]

================
@@ -26428,7 +26433,8 @@ performVecReduceBitwiseCombine(SDNode *N, TargetLowering::DAGCombinerInfo &DCI,
 
 static SDValue performSETCCCombine(SDNode *N,
                                    TargetLowering::DAGCombinerInfo &DCI,
-                                   SelectionDAG &DAG) {
+                                   SelectionDAG &DAG,
+                                   const AArch64Subtarget *Subtarget) {
----------------
MacDue wrote:

You can remove passing the `Subtarget` too 

https://github.com/llvm/llvm-project/pull/169159