[llvm] [RISCV] Implement RVV scheduling model for andes 45 series processor. (PR #167821)

[Jim Lin via llvm-commits]

================

----------------
tclin914 wrote:

Yes, I've confirmed our spec there are really some cases that latency is greater than rthroughput.

https://github.com/llvm/llvm-project/pull/167821