[clang] [llvm] [HLSL] Add load overload with status (PR #166449)

[Helena Kotas via llvm-commits]

================
@@ -100,6 +100,28 @@ static bool checkWaveOps(Intrinsic::ID IID) {
   }
 }
 
+// Checks to see if the status bit from a load with status
+// instruction is ever extracted.
+// This is our proof that the module requires TiledResources
+// to be set, as if check access fully mapped was used.
+bool checkIfStatusIsExtracted(const IntrinsicInst &II) {
+  [[maybe_unused]] Intrinsic::ID IID = II.getIntrinsicID();
+  assert(IID == Intrinsic::dx_resource_load_typedbuffer ||
+         IID == Intrinsic::dx_resource_load_rawbuffer &&
+             "unexpected intrinsic ID, only dx_resource_load_typedbuffer and "
+             "dx_resource_load_rawbuffer are expected");
----------------
hekota wrote:

It is clear from the assert condition which intrinsics are expected :)
```suggestion
             "unexpected intrinsic ID");
```

https://github.com/llvm/llvm-project/pull/166449