[llvm] [AArch64] Update zero latency instructions in Neoverse scheduling tables (PR #165690)

Simon Wallis via llvm-commits llvm-commits at lists.llvm.org
Wed Nov 19 05:09:08 PST 2025

Previous message: [llvm] [AArch64] Update zero latency instructions in Neoverse scheduling tables (PR #165690)
Next message: [compiler-rt] 5efce73 - [compiler-rt][ARM] Optimized mulsf3 and divsf3 (#168394)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/simonwallis2 closed https://github.com/llvm/llvm-project/pull/165690

Previous message: [llvm] [AArch64] Update zero latency instructions in Neoverse scheduling tables (PR #165690)
Next message: [compiler-rt] 5efce73 - [compiler-rt][ARM] Optimized mulsf3 and divsf3 (#168394)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list