[llvm] [AArch64] Enable maximize vector bandwidth for Neoverse-V1, V2 and N1 (PR #166748)
Gaƫtan Bossu via llvm-commits
llvm-commits at lists.llvm.org
Thu Nov 6 05:37:01 PST 2025
================
@@ -50,7 +50,7 @@ define i64 @test_external_iv_user(ptr %a, ptr %b) #0 {
; CHECK-NEXT: Cost of 0 for VF 16: induction instruction %i.iv = phi i64 [ 0, %entry ], [ %i.iv.next, %for.body ]
; CHECK-NEXT: Cost of 0 for VF 16: EMIT vp<{{.+}}> = CANONICAL-INDUCTION ir<0>, vp<%index.next>
; CHECK: Cost for VF 16: 57
-; CHECK: LV: Selecting VF: vscale x 2
+; CHECK: LV: Selecting VF: 16
----------------
gbossu wrote:
Does that mean that max vector bandwidth implies `FoldTailByMasking==false`?
https://github.com/llvm/llvm-project/pull/166748
More information about the llvm-commits
mailing list