[llvm] [BOLT][AArch64] Skip as many zeros as possible in padding validation (PR #166467)

YongKang Zhu via llvm-commits llvm-commits at lists.llvm.org
Tue Nov 4 15:57:58 PST 2025

Previous message: [llvm] AMDGPU: Cleanup and modernize limit-coalesce.mir test (PR #166465)
Next message: [llvm] [RISCV] Optimize (and (icmp x, 0, eq), (icmp y, 0, eq)) utilizing zicond extension (PR #166469)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/yozhu edited https://github.com/llvm/llvm-project/pull/166467

Previous message: [llvm] AMDGPU: Cleanup and modernize limit-coalesce.mir test (PR #166465)
Next message: [llvm] [RISCV] Optimize (and (icmp x, 0, eq), (icmp y, 0, eq)) utilizing zicond extension (PR #166469)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list