[llvm] [AMDGPU][MC] Disallow nogds in ds_gws_* instructions (PR #166438)
Matt Arsenault via llvm-commits
llvm-commits at lists.llvm.org
Tue Nov 4 12:29:07 PST 2025
================
@@ -5330,6 +5330,15 @@ bool AMDGPUAsmParser::validateDS(const MCInst &Inst,
// DS_GWS opcodes must use even aligned registers.
bool AMDGPUAsmParser::validateGWS(const MCInst &Inst,
const OperandVector &Operands) {
+ // Disallow "nogds".
----------------
arsenm wrote:
How did the "no" parse in the first place?
https://github.com/llvm/llvm-project/pull/166438
More information about the llvm-commits
mailing list