[llvm] [RISCV][llvm] Preliminary P extension codegen support (PR #162668)
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Mon Nov 3 10:04:27 PST 2025
================
@@ -4321,6 +4371,37 @@ static SDValue lowerBUILD_VECTOR(SDValue Op, SelectionDAG &DAG,
MVT XLenVT = Subtarget.getXLenVT();
SDLoc DL(Op);
+ // Handle P extension packed vector BUILD_VECTOR with PLI for splat constants
+ if (Subtarget.hasStdExtP() && Subtarget.enablePExtCodeGen()) {
+ bool IsPExtVector =
+ (VT == MVT::v2i16 || VT == MVT::v4i8) ||
+ (Subtarget.is64Bit() &&
+ (VT == MVT::v4i16 || VT == MVT::v8i8 || VT == MVT::v2i32));
+ if (IsPExtVector) {
+ if (SDValue SplatValue = cast<BuildVectorSDNode>(Op)->getSplatValue()) {
+ if (auto *C = dyn_cast<ConstantSDNode>(SplatValue)) {
+ int64_t SplatImm = C->getSExtValue();
+ bool IsValidImm = false;
+
+ // Check immediate range based on vector type
+ if (VT == MVT::v8i8 || VT == MVT::v4i8) {
+ // PLI_B uses 8-bit unsigned or unsigned immediate
+ IsValidImm = isUInt<8>(SplatImm) || isInt<8>(SplatImm);
+ if (isUInt<8>(SplatImm))
+ SplatImm = (int8_t)SplatImm;
+ } else {
+ // PLI_H and PLI_W use 10-bit signed immediate
+ IsValidImm = isInt<10>(SplatImm);
+ }
+
+ if (IsValidImm) {
+ SDValue Imm = DAG.getSignedConstant(SplatImm, DL, XLenVT);
----------------
topperc wrote:
We should probably use `getSignedTargetConstant` since it is required to be an immediate. Then use TImmLeaf in the pattern match.
https://github.com/llvm/llvm-project/pull/162668
More information about the llvm-commits
mailing list