[llvm] [AArch64][SVE] Optimize logical ops with convert.to.svbool. (PR #160408)

Vladimir Miloserdov via llvm-commits llvm-commits at lists.llvm.org
Tue Oct 28 10:34:06 PDT 2025

Previous message: [llvm] [bazel][mlir] Port #165429: RegionBranchOpInterface (PR #165447)
Next message: [llvm] 3f5f495 - [RISCV] fixup_riscv_rvc_imm may be linker relaxable (#161797)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/miloserdow edited https://github.com/llvm/llvm-project/pull/160408

Previous message: [llvm] [bazel][mlir] Port #165429: RegionBranchOpInterface (PR #165447)
Next message: [llvm] 3f5f495 - [RISCV] fixup_riscv_rvc_imm may be linker relaxable (#161797)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list