[llvm] 128eacf - [LLVM][CodeGen][SVE] Fix typo in PPR_p8to15's DecoderMethod. (#164429)

[via llvm-commits]

Author: Paul Walker
Date: 2025-10-22T12:23:32+01:00
New Revision: 128eacfaba78162c944c073270db02e237b7b851

URL: https://github.com/llvm/llvm-project/commit/128eacfaba78162c944c073270db02e237b7b851
DIFF: https://github.com/llvm/llvm-project/commit/128eacfaba78162c944c073270db02e237b7b851.diff

LOG: [LLVM][CodeGen][SVE] Fix typo in PPR_p8to15's DecoderMethod. (#164429)

Added: 
    

Modified: 
    llvm/lib/Target/AArch64/AArch64RegisterInfo.td

Removed: 
    


################################################################################
diff  --git a/llvm/lib/Target/AArch64/AArch64RegisterInfo.td b/llvm/lib/Target/AArch64/AArch64RegisterInfo.td
index ef974df823100..47144c7333f7a 100644
--- a/llvm/lib/Target/AArch64/AArch64RegisterInfo.td
+++ b/llvm/lib/Target/AArch64/AArch64RegisterInfo.td
@@ -993,7 +993,7 @@ def PPR_3b : PPRClass<0, 7> { // Restricted 3 bit SVE predicate register class.
   let DecoderMethod = "DecodeSimpleRegisterClass<AArch64::PPRRegClassID, 0, 8>";
 }
 def PPR_p8to15 : PPRClass<8, 15> {
-  let DecoderMethod = "DecodeSimpleRegisterClass<AArch64::PNRRegClassID, 8, 8>";
+  let DecoderMethod = "DecodeSimpleRegisterClass<AArch64::PPRRegClassID, 8, 8>";
 }
 
 def PPRMul2 : PPRClass<0, 14, 2>;