[llvm] [Hexagon] Handle bitcast of i64 -> v64i1 when Hvx is enabled (PR #163332)

via llvm-commits llvm-commits at lists.llvm.org
Fri Oct 17 00:38:23 PDT 2025

Previous message: [llvm] [Hexagon] Handle bitcast of i64 -> v64i1 when Hvx is enabled (PR #163332)
Next message: [llvm] [AArch64][SVE] Allow factors other than 2/4 for load+deinterleave3+store patterns for codegen (PR #162475)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/aankit-ca approved this pull request.


https://github.com/llvm/llvm-project/pull/163332

Previous message: [llvm] [Hexagon] Handle bitcast of i64 -> v64i1 when Hvx is enabled (PR #163332)
Next message: [llvm] [AArch64][SVE] Allow factors other than 2/4 for load+deinterleave3+store patterns for codegen (PR #162475)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list