[llvm] [NFC][PowerPC] Lockdown instructions of vspltisw for addition of vector of 1s (PR #160476)

via llvm-commits llvm-commits at lists.llvm.org
Thu Oct 16 20:31:50 PDT 2025

Previous message: [llvm] [X86] Remove `NoSignedZerosFPMath` uses (PR #163902)
Next message: [llvm] [AMDGPU] 32-bit ABS is a legal DAG node (PR #163907)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/Himadhith edited https://github.com/llvm/llvm-project/pull/160476

Previous message: [llvm] [X86] Remove `NoSignedZerosFPMath` uses (PR #163902)
Next message: [llvm] [AMDGPU] 32-bit ABS is a legal DAG node (PR #163907)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list