[llvm] [Transform][LoadStoreVectorizer] allow redundant in Chain (PR #163019)
Gang Chen via llvm-commits
llvm-commits at lists.llvm.org
Tue Oct 14 14:49:37 PDT 2025
================
@@ -33,8 +33,10 @@ define amdgpu_kernel void @no_crash(i32 %arg) {
; GCN: store <2 x i32> zeroinitializer{{.*}} %tmp1
; GCN: load <2 x i32>{{.*}} %tmp2
; GCN: load <2 x i32>{{.*}} %tmp4
-; GCN: load i32{{.*}} %tmp5
-; GCN: load i32{{.*}} %tmp5
+; GCN: extractelement <2 x i32>
+; GCN: extractelement <2 x i32>
+; GCN: extractelement <2 x i32>
+; GCN: extractelement <2 x i32>
----------------
cmc-rep wrote:
Fixed: use auto-generated checks
https://github.com/llvm/llvm-project/pull/163019
More information about the llvm-commits
mailing list