[llvm] [AMDGPU] Do not put memory instructions in *ALU SchedGroups (PR #162560)
Matt Arsenault via llvm-commits
llvm-commits at lists.llvm.org
Fri Oct 10 09:24:44 PDT 2025
================
@@ -2394,18 +2394,18 @@ bool SchedGroup::canAddMI(const MachineInstr &MI) const {
else if (((SGMask & SchedGroupMask::ALU) != SchedGroupMask::NONE) &&
(TII->isVALU(MI) || TII->isMFMAorWMMA(MI) || TII->isSALU(MI) ||
TII->isTRANS(MI)))
- Result = !(MI.mayLoad() || MI.mayLoad());
+ Result = !(MI.mayLoad() || MI.mayStore());
else if (((SGMask & SchedGroupMask::VALU) != SchedGroupMask::NONE) &&
TII->isVALU(MI) && !TII->isMFMAorWMMA(MI) && !TII->isTRANS(MI))
// Some memory instructions may be marked as VALU (e.g. BUFFER_LOAD_*_LDS).
// For our purposes, these shall not be classified as VALU as this results
// in unexpected behavior.
- Result = !(MI.mayLoad() || MI.mayLoad());
+ Result = !(MI.mayLoad() || MI.mayStore());
----------------
arsenm wrote:
Ditto
https://github.com/llvm/llvm-project/pull/162560
More information about the llvm-commits
mailing list