[llvm] AMDGPU: Fix broken register class IDs in mir tests (PR #161832)

Matt Arsenault via llvm-commits llvm-commits at lists.llvm.org
Fri Oct 3 08:07:42 PDT 2025

Previous message: [llvm] AMDGPU: Fix broken register class IDs in mir tests (PR #161832)
Next message: [llvm] [AArch64] Improve codegen for partial.reduce.add v16i8 -> v2i32 (PR #161833)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/arsenm closed https://github.com/llvm/llvm-project/pull/161832

Previous message: [llvm] AMDGPU: Fix broken register class IDs in mir tests (PR #161832)
Next message: [llvm] [AArch64] Improve codegen for partial.reduce.add v16i8 -> v2i32 (PR #161833)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list