[llvm] a035ef4 - [RISCV] Use i64 instead of XLenVT in some RV64 only isel patterns. NFC
    Craig Topper via llvm-commits 
    llvm-commits at lists.llvm.org
       
    Thu Oct  2 13:26:22 PDT 2025
    
    
  
Author: Craig Topper
Date: 2025-10-02T13:26:12-07:00
New Revision: a035ef478b921250190f63854852d2b03fec6e7d
URL: https://github.com/llvm/llvm-project/commit/a035ef478b921250190f63854852d2b03fec6e7d
DIFF: https://github.com/llvm/llvm-project/commit/a035ef478b921250190f63854852d2b03fec6e7d.diff
LOG: [RISCV] Use i64 instead of XLenVT in some RV64 only isel patterns. NFC
Added: 
    
Modified: 
    llvm/lib/Target/RISCV/RISCVInstrInfoZalasr.td
Removed: 
    
################################################################################
diff  --git a/llvm/lib/Target/RISCV/RISCVInstrInfoZalasr.td b/llvm/lib/Target/RISCV/RISCVInstrInfoZalasr.td
index 680bca30d72db..1674c957b6579 100644
--- a/llvm/lib/Target/RISCV/RISCVInstrInfoZalasr.td
+++ b/llvm/lib/Target/RISCV/RISCVInstrInfoZalasr.td
@@ -98,16 +98,15 @@ let Predicates = [HasStdExtZalasr] in {
 let Predicates = [HasStdExtZalasr, IsRV32] in {
   def : PatLAQ<acquiring_load<atomic_load_nonext_32>, LW_AQ>;
   def : PatLAQ<seq_cst_load<atomic_load_nonext_32>, LW_AQ>;
-
-} // Predicates = [HasStdExtZalasr, IsRV64]
+} // Predicates = [HasStdExtZalasr, IsRV32]
 
 let Predicates = [HasStdExtZalasr, IsRV64] in {
-  def : PatLAQ<acquiring_load<atomic_load_asext_32>, LW_AQ>;
-  def : PatLAQ<seq_cst_load<atomic_load_asext_32>, LW_AQ>;
+  def : PatLAQ<acquiring_load<atomic_load_asext_32>, LW_AQ, i64>;
+  def : PatLAQ<seq_cst_load<atomic_load_asext_32>, LW_AQ, i64>;
 
-  def : PatLAQ<acquiring_load<atomic_load_nonext_64>, LD_AQ>;
-  def : PatLAQ<seq_cst_load<atomic_load_nonext_64>, LD_AQ>;
+  def : PatLAQ<acquiring_load<atomic_load_nonext_64>, LD_AQ, i64>;
+  def : PatLAQ<seq_cst_load<atomic_load_nonext_64>, LD_AQ, i64>;
 
-  def : PatSRL<releasing_store<atomic_store_64>, SD_RL>;
-  def : PatSRL<seq_cst_store<atomic_store_64>, SD_RL>;
+  def : PatSRL<releasing_store<atomic_store_64>, SD_RL, i64>;
+  def : PatSRL<seq_cst_store<atomic_store_64>, SD_RL, i64>;
 } // Predicates = [HasStdExtZalasr, IsRV64]
        
    
    
More information about the llvm-commits
mailing list