[llvm] [RISCV][GISel] Share an atomic load isel pattern GISel RV64 and SDAG RV32. NFC (PR #161721)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Thu Oct 2 12:50:15 PDT 2025

Previous message: [llvm] [RISCV][GISel] Share an atomic load isel pattern GISel RV64 and SDAG RV32. NFC (PR #161721)
Next message: [llvm] [VectorUtils] Check wrap with assume in analyzeInterleaving (PR #161722)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc closed https://github.com/llvm/llvm-project/pull/161721

Previous message: [llvm] [RISCV][GISel] Share an atomic load isel pattern GISel RV64 and SDAG RV32. NFC (PR #161721)
Next message: [llvm] [VectorUtils] Check wrap with assume in analyzeInterleaving (PR #161722)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list