[llvm] da1eabd - [AMDGPU] Remove duplicate definition of isGFX12CacheInvOrWBInst

via llvm-commits llvm-commits at lists.llvm.org
Wed Oct 1 02:08:40 PDT 2025


Author: pvanhout
Date: 2025-10-01T11:08:29+02:00
New Revision: da1eabd238d27c19ecc05580dff6361e5a0190d4

URL: https://github.com/llvm/llvm-project/commit/da1eabd238d27c19ecc05580dff6361e5a0190d4
DIFF: https://github.com/llvm/llvm-project/commit/da1eabd238d27c19ecc05580dff6361e5a0190d4.diff

LOG: [AMDGPU] Remove duplicate definition of isGFX12CacheInvOrWBInst

Added: 
    

Modified: 
    llvm/lib/Target/AMDGPU/SIInstrInfo.h

Removed: 
    


################################################################################
diff  --git a/llvm/lib/Target/AMDGPU/SIInstrInfo.h b/llvm/lib/Target/AMDGPU/SIInstrInfo.h
index 754f52a28e710..a21089f8e0fcc 100644
--- a/llvm/lib/Target/AMDGPU/SIInstrInfo.h
+++ b/llvm/lib/Target/AMDGPU/SIInstrInfo.h
@@ -1033,11 +1033,6 @@ class SIInstrInfo final : public AMDGPUGenInstrInfo {
            Opc == AMDGPU::GLOBAL_WBINV;
   }
 
-  static bool isGFX12CacheInvOrWBInst(unsigned Opc) {
-    return Opc == AMDGPU::GLOBAL_INV || Opc == AMDGPU::GLOBAL_WB ||
-           Opc == AMDGPU::GLOBAL_WBINV;
-  }
-
   static bool isF16PseudoScalarTrans(unsigned Opcode) {
     return Opcode == AMDGPU::V_S_EXP_F16_e64 ||
            Opcode == AMDGPU::V_S_LOG_F16_e64 ||


        


More information about the llvm-commits mailing list