[llvm] [TableGen][DecoderEmitter][RISCV] Always handle `bits<0>` (PR #159951)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Sun Sep 21 23:13:03 PDT 2025

Previous message: [llvm] [TableGen][DecoderEmitter][RISCV] Always handle `bits<0>` (PR #159951)
Next message: [llvm] [AArch64] Fold lsl + lsr + orr to rev for half-width shifts (PR #159953)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/159951

Previous message: [llvm] [TableGen][DecoderEmitter][RISCV] Always handle `bits<0>` (PR #159951)
Next message: [llvm] [AArch64] Fold lsl + lsr + orr to rev for half-width shifts (PR #159953)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list