[llvm] [AMDGPU] Refactor out common exec mask opcode patterns (NFCI) (PR #154718)

Carl Ritson via llvm-commits llvm-commits at lists.llvm.org
Mon Sep 15 19:52:16 PDT 2025


================
@@ -0,0 +1,89 @@
+//===- AMDGPULaneMaskUtils.h - Exec/lane mask helper functions -*- C++ -*--===//
+//
+// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
+// See https://llvm.org/LICENSE.txt for license information.
+// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
+//
+//===----------------------------------------------------------------------===//
+
+#ifndef LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPULANEMASKUTILS_H
+#define LLVM_LIB_TARGET_AMDGPU_UTILS_AMDGPULANEMASKUTILS_H
+
+#include "GCNSubtarget.h"
+#include "llvm/CodeGen/Register.h"
+
+namespace llvm {
+
+class GCNSubtarget;
+
+namespace AMDGPU {
+
+class LaneMaskConstants {
+public:
+  Register ExecReg;
----------------
perlfu wrote:

Done.

https://github.com/llvm/llvm-project/pull/154718


More information about the llvm-commits mailing list