[llvm] [AArch64] Add ISel support for partial reductions to use SVE2.1 udot/sdot (PR #158310)

[Sander de Smalen via llvm-commits]

================
@@ -0,0 +1,104 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
+; RUN: llc -mtriple=aarch64-linux-gnu -mattr=+sve2p1 < %s | FileCheck %s
----------------
sdesmalen-arm wrote:

nit: please also add a RUN line for `+sme2` as well

https://github.com/llvm/llvm-project/pull/158310