[llvm] [LLVM][AArch64ISelLowering] Optimize sign bit tests with TST instruction for SIGN_EXTEND patterns (PR #158061)
guan jian via llvm-commits
llvm-commits at lists.llvm.org
Fri Sep 12 00:13:38 PDT 2025
https://github.com/rez5427 edited https://github.com/llvm/llvm-project/pull/158061
More information about the llvm-commits
mailing list