[llvm] [AArch64][SME] Refactor MachineSMEABI pass state (NFCI) (PR #156674)

[Gaëtan Bossu via llvm-commits]

================
@@ -110,6 +110,65 @@ struct PhysRegSave {
   Register X0Save = AArch64::NoRegister;
 };
 
+/// Contains the needed ZA state (and live registers) at an instruction.
----------------
gbossu wrote:

Nit: Could you clarify `at an instruction`? I'm guessing this is the state one needs to be in for the instruction to execute, but could it be the opposite as well? I.e. the state one needs to be in after the instruction executes?

https://github.com/llvm/llvm-project/pull/156674