[clang] [llvm] [AMDGPU] Change `scale_sel` to be 4 bits (PR #157900)

Stanislav Mekhanoshin via llvm-commits llvm-commits at lists.llvm.org
Wed Sep 10 11:07:56 PDT 2025

Previous message: [clang] [llvm] [AMDGPU] Change `scale_sel` to be 4 bits (PR #157900)
Next message: [llvm] [RISCV] Extend zvqdot matching to handle disjoint or (PR #157901)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

rampitec wrote:

SP3 uses 3 bits. I would hold this before SP3 is changed.

https://github.com/llvm/llvm-project/pull/157900

Previous message: [clang] [llvm] [AMDGPU] Change `scale_sel` to be 4 bits (PR #157900)
Next message: [llvm] [RISCV] Extend zvqdot matching to handle disjoint or (PR #157901)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list