[llvm] Revert "Mips: Force 64bit subtarget feature to be set for ABI options (#157446)" (PR #157833)
Matt Arsenault via llvm-commits
llvm-commits at lists.llvm.org
Wed Sep 10 04:15:25 PDT 2025
https://github.com/arsenm created https://github.com/llvm/llvm-project/pull/157833
This reverts commit 7768cca2c6617523e38ba9a8a3e8366752992ec5.
This is less necessary after 7f4c297e94dd604d66429dd0eb85c79e4d8c50a9
>From 8eae7c448071a5a7967b8b73339b148eb630943c Mon Sep 17 00:00:00 2001
From: Matt Arsenault <Matthew.Arsenault at amd.com>
Date: Wed, 10 Sep 2025 20:14:47 +0900
Subject: [PATCH] Revert "Mips: Force 64bit subtarget feature to be set for ABI
options (#157446)"
This reverts commit 7768cca2c6617523e38ba9a8a3e8366752992ec5.
This is less necessary after 7f4c297e94dd604d66429dd0eb85c79e4d8c50a9
---
llvm/lib/Target/Mips/MipsSubtarget.cpp | 14 ++------------
1 file changed, 2 insertions(+), 12 deletions(-)
diff --git a/llvm/lib/Target/Mips/MipsSubtarget.cpp b/llvm/lib/Target/Mips/MipsSubtarget.cpp
index 8b9ee7fca208e..8c4bb15a7e617 100644
--- a/llvm/lib/Target/Mips/MipsSubtarget.cpp
+++ b/llvm/lib/Target/Mips/MipsSubtarget.cpp
@@ -245,20 +245,10 @@ CodeGenOptLevel MipsSubtarget::getOptLevelToEnablePostRAScheduler() const {
MipsSubtarget &
MipsSubtarget::initializeSubtargetDependencies(StringRef CPU, StringRef FS,
const TargetMachine &TM) {
- const Triple &TT = TM.getTargetTriple();
- StringRef CPUName = MIPS_MC::selectMipsCPU(TT, CPU);
-
- std::string FullFS;
- if (getABI().ArePtrs64bit()) {
- FullFS = "+ptr64";
- if (!FS.empty())
- FullFS = (Twine(FullFS) + "," + FS).str();
- } else {
- FullFS = FS.str();
- }
+ StringRef CPUName = MIPS_MC::selectMipsCPU(TM.getTargetTriple(), CPU);
// Parse features string.
- ParseSubtargetFeatures(CPUName, /*TuneCPU=*/CPUName, FullFS);
+ ParseSubtargetFeatures(CPUName, /*TuneCPU*/ CPUName, FS);
// Initialize scheduling itinerary for the specified CPU.
InstrItins = getInstrItineraryForCPU(CPUName);
More information about the llvm-commits
mailing list