[llvm] [AArch64] Use unsigned variant of `<s|u>addv_64` SVE vector reduction intrinsic for 64 bit values (PR #157418)
Rajveer Singh Bharadwaj via llvm-commits
llvm-commits at lists.llvm.org
Mon Sep 8 22:49:22 PDT 2025
https://github.com/Rajveer100 auto_merge_enabled https://github.com/llvm/llvm-project/pull/157418
More information about the llvm-commits
mailing list