[llvm] [AArch64][GlobalISel] Add codegen for simd fpcvt instructions (PR #156892)
via llvm-commits
llvm-commits at lists.llvm.org
Mon Sep 8 06:29:33 PDT 2025
================
@@ -5257,6 +5294,52 @@ multiclass FPToIntegerSatPats<SDNode to_int_sat, SDNode to_int_sat_gi, string IN
def : Pat<(i64 (to_int_sat_gi f64:$Rn)),
(!cast<Instruction>(INST # UXDr) f64:$Rn)>;
+ // For global-isel we can use register classes to determine
+ // which FCVT instruction to use.
+ let Predicates = [HasFPRCVT] in {
----------------
CarolineConcatto wrote:
Why do we need these patterns, nothing changes when they are removed.
https://github.com/llvm/llvm-project/pull/156892
More information about the llvm-commits
mailing list