laxmansole wrote: @Michael137 Yes. I'll create a new PR with the modified test. The issue occurred because for the AArch64/ARM targets, the test was generating `DW_OP_regx` than the expected `DW_OP_lit0/1`. https://github.com/llvm/llvm-project/pull/155539