[llvm] [AArch64] Combine SEXT_INREG(CSET) to CSETM. (PR #156429)

[Paul Walker via llvm-commits]

================
@@ -26585,6 +26585,26 @@ performSignExtendInRegCombine(SDNode *N, TargetLowering::DAGCombinerInfo &DCI,
     return DAG.getNode(SOpc, DL, N->getValueType(0), Ext);
   }
 
+  // Sign extend of CSET -> CSETM.
+  if (Opc == AArch64ISD::CSEL &&
----------------
paulwalker-arm wrote:

Is it worth having a hasOneUse() check for the CSEL? Unlikely perhaps but somebody might want the zero and sign extended results at the same time?

https://github.com/llvm/llvm-project/pull/156429