[llvm] 0849dc1 - AMDGPU: Switch merge-load-store-agpr test to generated checks (#156387)

via llvm-commits llvm-commits at lists.llvm.org
Mon Sep 1 20:09:50 PDT 2025


Author: Matt Arsenault
Date: 2025-09-02T03:09:45Z
New Revision: 0849dc11d9844a4df5f18c46831da3859e3ae4c1

URL: https://github.com/llvm/llvm-project/commit/0849dc11d9844a4df5f18c46831da3859e3ae4c1
DIFF: https://github.com/llvm/llvm-project/commit/0849dc11d9844a4df5f18c46831da3859e3ae4c1.diff

LOG: AMDGPU: Switch merge-load-store-agpr test to generated checks (#156387)

Also had to fix missing --- separators between functions

Added: 
    

Modified: 
    llvm/test/CodeGen/AMDGPU/merge-load-store-agpr.mir

Removed: 
    


################################################################################
diff  --git a/llvm/test/CodeGen/AMDGPU/merge-load-store-agpr.mir b/llvm/test/CodeGen/AMDGPU/merge-load-store-agpr.mir
index 4b4ec30fd2cf0..0e9c02113e441 100644
--- a/llvm/test/CodeGen/AMDGPU/merge-load-store-agpr.mir
+++ b/llvm/test/CodeGen/AMDGPU/merge-load-store-agpr.mir
@@ -1,93 +1,113 @@
+# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 5
 # RUN: llc -mtriple=amdgcn -mcpu=gfx90a -verify-machineinstrs -run-pass si-load-store-opt -o - %s | FileCheck -enable-var-scope -check-prefix=GCN %s
 
-# GCN-LABEL: name: ds_read_b32_v_v
-# GCN: vreg_64_align2 = DS_READ2_B32
+---
 name: ds_read_b32_v_v
 body:             |
   bb.0:
 
+    ; GCN-LABEL: name: ds_read_b32_v_v
+    ; GCN: [[DEF:%[0-9]+]]:vgpr_32 = IMPLICIT_DEF
+    ; GCN-NEXT: [[DS_READ2_B32_gfx9_:%[0-9]+]]:vreg_64_align2 = DS_READ2_B32_gfx9 [[DEF]], 0, 2, 0, implicit $exec :: (load (s32) from `ptr addrspace(3) poison`, addrspace 3)
+    ; GCN-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY [[DS_READ2_B32_gfx9_]].sub0
+    ; GCN-NEXT: [[COPY1:%[0-9]+]]:vgpr_32 = COPY killed [[DS_READ2_B32_gfx9_]].sub1
     %0:vgpr_32 = IMPLICIT_DEF
     %1:vgpr_32 = DS_READ_B32_gfx9 %0, 0, 0, implicit $exec :: (load (s32) from `ptr addrspace(3) poison`)
     %2:vgpr_32 = DS_READ_B32_gfx9 %0, 8, 0, implicit $exec :: (load (s32) from `ptr addrspace(3) poison`)
 ...
-
-# GCN-LABEL: name: ds_read_b32_a_a
-# GCN: areg_64_align2 = DS_READ2_B32
+---
 name: ds_read_b32_a_a
 body:             |
   bb.0:
 
+    ; GCN-LABEL: name: ds_read_b32_a_a
+    ; GCN: [[DEF:%[0-9]+]]:vgpr_32 = IMPLICIT_DEF
+    ; GCN-NEXT: [[DS_READ2_B32_gfx9_:%[0-9]+]]:areg_64_align2 = DS_READ2_B32_gfx9 [[DEF]], 0, 2, 0, implicit $exec :: (load (s32) from `ptr addrspace(3) poison`, addrspace 3)
+    ; GCN-NEXT: [[COPY:%[0-9]+]]:agpr_32 = COPY [[DS_READ2_B32_gfx9_]].sub0
+    ; GCN-NEXT: [[COPY1:%[0-9]+]]:agpr_32 = COPY killed [[DS_READ2_B32_gfx9_]].sub1
     %0:vgpr_32 = IMPLICIT_DEF
     %1:agpr_32 = DS_READ_B32_gfx9 %0, 0, 0, implicit $exec :: (load (s32) from `ptr addrspace(3) poison`)
     %2:agpr_32 = DS_READ_B32_gfx9 %0, 8, 0, implicit $exec :: (load (s32) from `ptr addrspace(3) poison`)
 ...
 
-# GCN-LABEL: name: ds_read_b32_v_a
-# GCN: vgpr_32 = DS_READ_B32
-# GCN: agpr_32 = DS_READ_B32
+---
 name: ds_read_b32_v_a
 body:             |
   bb.0:
 
+    ; GCN-LABEL: name: ds_read_b32_v_a
+    ; GCN: [[DEF:%[0-9]+]]:vgpr_32 = IMPLICIT_DEF
+    ; GCN-NEXT: [[DS_READ_B32_gfx9_:%[0-9]+]]:vgpr_32 = DS_READ_B32_gfx9 [[DEF]], 0, 0, implicit $exec :: (load (s32) from `ptr addrspace(3) poison`, addrspace 3)
+    ; GCN-NEXT: [[DS_READ_B32_gfx9_1:%[0-9]+]]:agpr_32 = DS_READ_B32_gfx9 [[DEF]], 8, 0, implicit $exec :: (load (s32) from `ptr addrspace(3) poison`, addrspace 3)
     %0:vgpr_32 = IMPLICIT_DEF
     %1:vgpr_32 = DS_READ_B32_gfx9 %0, 0, 0, implicit $exec :: (load (s32) from `ptr addrspace(3) poison`)
     %2:agpr_32 = DS_READ_B32_gfx9 %0, 8, 0, implicit $exec :: (load (s32) from `ptr addrspace(3) poison`)
 ...
 
-# GCN-LABEL: name: ds_read_b32_a_v
-# GCN: agpr_32 = DS_READ_B32
-# GCN: vgpr_32 = DS_READ_B32
+---
 name: ds_read_b32_a_v
 body:             |
   bb.0:
 
+    ; GCN-LABEL: name: ds_read_b32_a_v
+    ; GCN: [[DEF:%[0-9]+]]:vgpr_32 = IMPLICIT_DEF
+    ; GCN-NEXT: [[DS_READ_B32_gfx9_:%[0-9]+]]:agpr_32 = DS_READ_B32_gfx9 [[DEF]], 8, 0, implicit $exec :: (load (s32) from `ptr addrspace(3) poison`, addrspace 3)
+    ; GCN-NEXT: [[DS_READ_B32_gfx9_1:%[0-9]+]]:vgpr_32 = DS_READ_B32_gfx9 [[DEF]], 0, 0, implicit $exec :: (load (s32) from `ptr addrspace(3) poison`, addrspace 3)
     %0:vgpr_32 = IMPLICIT_DEF
     %1:agpr_32 = DS_READ_B32_gfx9 %0, 8, 0, implicit $exec :: (load (s32) from `ptr addrspace(3) poison`)
     %2:vgpr_32 = DS_READ_B32_gfx9 %0, 0, 0, implicit $exec :: (load (s32) from `ptr addrspace(3) poison`)
 ...
 
-# GCN-LABEL: name: ds_write_b32_v_v
-# GCN: DS_WRITE2_B32_gfx9 %0, undef %1:vgpr_32, undef %2:vgpr_32
+---
 name: ds_write_b32_v_v
 body:             |
   bb.0:
 
+    ; GCN-LABEL: name: ds_write_b32_v_v
+    ; GCN: [[DEF:%[0-9]+]]:vgpr_32 = IMPLICIT_DEF
+    ; GCN-NEXT: DS_WRITE2_B32_gfx9 [[DEF]], undef %1:vgpr_32, undef %2:vgpr_32, 0, 2, 0, implicit $exec :: (store (s32) into `ptr addrspace(3) poison`, addrspace 3)
     %0:vgpr_32 = IMPLICIT_DEF
     DS_WRITE_B32_gfx9 %0, undef %1:vgpr_32, 0, 0, implicit $exec :: (store (s32) into `ptr addrspace(3) poison`)
     DS_WRITE_B32_gfx9 %0, undef %2:vgpr_32, 8, 0, implicit $exec :: (store (s32) into `ptr addrspace(3) poison`)
 ...
 
-# GCN-LABEL: name: ds_write_b32_a_a
-# GCN: DS_WRITE_B32_gfx9 %0, undef %1:agpr_32
-# GCN: DS_WRITE_B32_gfx9 %0, undef %2:agpr_32
+---
 name: ds_write_b32_a_a
 body:             |
   bb.0:
 
+    ; GCN-LABEL: name: ds_write_b32_a_a
+    ; GCN: [[DEF:%[0-9]+]]:vgpr_32 = IMPLICIT_DEF
+    ; GCN-NEXT: DS_WRITE_B32_gfx9 [[DEF]], undef %1:agpr_32, 0, 0, implicit $exec :: (store (s32) into `ptr addrspace(3) poison`, addrspace 3)
+    ; GCN-NEXT: DS_WRITE_B32_gfx9 [[DEF]], undef %2:agpr_32, 8, 0, implicit $exec :: (store (s32) into `ptr addrspace(3) poison`, addrspace 3)
     %0:vgpr_32 = IMPLICIT_DEF
     DS_WRITE_B32_gfx9 %0, undef %1:agpr_32, 0, 0, implicit $exec :: (store (s32) into `ptr addrspace(3) poison`)
     DS_WRITE_B32_gfx9 %0, undef %2:agpr_32, 8, 0, implicit $exec :: (store (s32) into `ptr addrspace(3) poison`)
 ...
 
-# GCN-LABEL: name: ds_write_b32_v_a
-# GCN: DS_WRITE_B32_gfx9 %0, undef %1:vgpr_32
-# GCN: DS_WRITE_B32_gfx9 %0, undef %2:agpr_32
+---
 name: ds_write_b32_v_a
 body:             |
   bb.0:
 
+    ; GCN-LABEL: name: ds_write_b32_v_a
+    ; GCN: [[DEF:%[0-9]+]]:vgpr_32 = IMPLICIT_DEF
+    ; GCN-NEXT: DS_WRITE_B32_gfx9 [[DEF]], undef %1:vgpr_32, 0, 0, implicit $exec :: (store (s32) into `ptr addrspace(3) poison`, addrspace 3)
+    ; GCN-NEXT: DS_WRITE_B32_gfx9 [[DEF]], undef %2:agpr_32, 8, 0, implicit $exec :: (store (s32) into `ptr addrspace(3) poison`, addrspace 3)
     %0:vgpr_32 = IMPLICIT_DEF
     DS_WRITE_B32_gfx9 %0, undef %1:vgpr_32, 0, 0, implicit $exec :: (store (s32) into `ptr addrspace(3) poison`)
     DS_WRITE_B32_gfx9 %0, undef %2:agpr_32, 8, 0, implicit $exec :: (store (s32) into `ptr addrspace(3) poison`)
 ...
 
-# GCN-LABEL: name: ds_write_b32_a_v
-# GCN: DS_WRITE_B32_gfx9 %0, undef %1:agpr_32
-# GCN: DS_WRITE_B32_gfx9 %0, undef %2:vgpr_32
+---
 name: ds_write_b32_a_v
 body:             |
   bb.0:
 
+    ; GCN-LABEL: name: ds_write_b32_a_v
+    ; GCN: [[DEF:%[0-9]+]]:vgpr_32 = IMPLICIT_DEF
+    ; GCN-NEXT: DS_WRITE_B32_gfx9 [[DEF]], undef %1:agpr_32, 0, 0, implicit $exec :: (store (s32) into `ptr addrspace(3) poison`, addrspace 3)
+    ; GCN-NEXT: DS_WRITE_B32_gfx9 [[DEF]], undef %2:vgpr_32, 8, 0, implicit $exec :: (store (s32) into `ptr addrspace(3) poison`, addrspace 3)
     %0:vgpr_32 = IMPLICIT_DEF
     DS_WRITE_B32_gfx9 %0, undef %1:agpr_32, 0, 0, implicit $exec :: (store (s32) into `ptr addrspace(3) poison`)
     DS_WRITE_B32_gfx9 %0, undef %2:vgpr_32, 8, 0, implicit $exec :: (store (s32) into `ptr addrspace(3) poison`)


        


More information about the llvm-commits mailing list