[llvm] [Intrinsics][AArch64] Add intrinsics for masking off aliasing vector lanes (PR #117007)

[Sam Tebbs via llvm-commits]

================
@@ -765,3 +765,193 @@ entry:
   %0 = call <vscale x 16 x i1> @llvm.loop.dependence.war.mask.nxv16i1(ptr %a, ptr %b, i64 3)
   ret <vscale x 16 x i1> %0
 }
+
+define <vscale x 1 x i1> @whilewr_8_scalarize(ptr %a, ptr %b) {
----------------
SamTebbs33 wrote:

Yeah I can remove them :+1: 

https://github.com/llvm/llvm-project/pull/117007