[llvm] [llvm-exegesis] [AArch64] Add support for Load Instructions in subprocess execution mode (PR #144895)
Lakshay Kumar via llvm-commits
llvm-commits at lists.llvm.org
Sun Aug 31 23:13:40 PDT 2025
================
@@ -308,6 +308,11 @@ class ExegesisTarget {
return std::make_unique<SavedState>();
}
+ virtual std::vector<MCInst> _generateRegisterStackPop(MCRegister Reg,
+ int imm = 0) const {
+ return {};
----------------
lakshayk-nv wrote:
Yes , We will require this. This function is overridden for aarch64 to add instruction that will set register requiring memory address and rest register.
[For Completeness] Currently its implementation is a temporary fix, i.e. we set first register with memory address and all rest to `0` as the `setRegTo()` implemented. This fix helps us to get load instructions working but not store instruction.
We should in future be able to set registers smartly i.e. register which ask for address set from stack and other via `setRegTo()`.
https://github.com/llvm/llvm-project/pull/144895
More information about the llvm-commits
mailing list