[llvm] [RISCV] Unaligned vec mem => prefer alt opc vec (PR #154153)

Mikhail Gudim via llvm-commits llvm-commits at lists.llvm.org
Fri Aug 29 15:27:40 PDT 2025


================
@@ -275,135 +275,414 @@ define i32 @test(ptr %pix1, ptr %pix2, i64 %idx.ext, i64 %idx.ext63, ptr %add.pt
 ; UNALIGNED_VEC_MEM-LABEL: define i32 @test(
 ; UNALIGNED_VEC_MEM-SAME: ptr [[PIX1:%.*]], ptr [[PIX2:%.*]], i64 [[IDX_EXT:%.*]], i64 [[IDX_EXT63:%.*]], ptr [[ADD_PTR:%.*]], ptr [[ADD_PTR64:%.*]]) #[[ATTR0:[0-9]+]] {
 ; UNALIGNED_VEC_MEM-NEXT:  entry:
+; UNALIGNED_VEC_MEM-NEXT:    [[TMP54:%.*]] = load i8, ptr [[PIX1]], align 1
----------------
mgudim wrote:

So it seems like nothing gets vectorized now, is that what we want?

https://github.com/llvm/llvm-project/pull/154153


More information about the llvm-commits mailing list